A front-end electronics system have been developed for the Ring Imaging Cerenkov (RICH) detector of the PHENM experiment at the Relativistic Heavy Ion Collider (RHIC), Brookhaven National Laboratory (BNL). A high speed custom back-plane with source synchronous bus architecture, a full custom analog ASIC, and board modules with FPGA's and CPLD's were developed for high performance real time data acquisition. The t r d e r rate of the back-plane has reached 640 MB/s with 128 bits data bus. Total transaction time is estimated to be less than 30 p i per event. The design specifications and test results of the system are presented in this paper. 
I. INTRODUCTION
The RHIC is the first colliding accelerator dedicated to high-energy heavy-ion collisions The PHENM has two RICH vessels. Each vessel is filled with a radiator gas of C2Hs or C02. The average number of photons is estimated to be -20 per electron track with C2Hs. Produced Cerenkov photons are reflected by spherical mirrors, and detected by photo-multiplier tubes (PMT's) array. Each vessel houses 2,560 PMT's. The signals from the PMT's are fed into fast preamplifier cards mounted onahe outside wall of the vessel. The gain of PMT is lo7 typically, rise and fall time is 2 -5 ns. The amplified signals are carried via c U cables to the frontend electronics (RICH FEE) in the electronics racks on the detector carriages.
The RICH FEE measures the amount of charge and pulse tirning information from the RICH PMT's at each Beam Crossing (B.C.) of the RHIC, of which frequency is around 10 MHz. The charge information is used to measure the number of photons. From the single to 10 photon detection is required. The input charge to the FEE is around 16 pC per photcAectron. For reasonable counting of number of photo-electrons, around 1 pC charge resolution were required. Therefore, bit resolution of charge masurement should be 8 bits or more. The timing information is used to reduce background. Because the flight velocity of electron emitted from heavy ion collision is the speed of light, the arrival time of the electron will be held in a small time range -1 ns. To ensure the extraction of proper electrons, the time resolution of around 200 ps is needed. To satisfy those requirements, a full custom analog ASIC, modules, and back-plane were developed. fiber. The GLINK is giga-bits rate data transfer medii developed in Hewlett Packard. The electrical isolation and high speed data transmission are achieved by the G-LINK. Also the FUCH FEE receives control commands, trigger decision, and beam clock of the RHIC from the Master T m System (MTS) of PHENM via GLINK.
OVERVIEW OF THE RICH FEE
The Signal from a preamplifier is fed into a Int-R chip. The data size from a RICH FEE will be more than 160 KByte per event. Event rate at RHIC will be around a few KHz to a few MHz and it depends on particle species.
Then the RICH FEE has to send digitized data to DCM at around 160 MByte/s to 160 GByte/s. Of course 160 GByte/s is impossible. P H E W decided that maximum trigger frequency should be less than 30 KHz, it corre sponds to 480 MByte/s.
Because of the requirement of the high speed data transfer rate, a custum back-plane was designed and the source synchronous data transmission method was employed. The data transfez speed of the back-plane is around 640 MByte/s at maximum.
The Control module has timing receiver circuit, clock distribution circuit, ALM, scheduler, burst transfer controller and ARCNET controller. The ARCNET is simple network protocol and used to configure FEE on the startup.
The Readout module receives the digitized data from the five AMU/ADC modules, formats them, and sends them to DCM via G-LINK. Ma+num instantaneous transfer speed from the Readout board to DCM exceeds 800 Mbps.
AMU/ADC MODULE

A . The Int-R chip
Int-R chip is an eight channel multi-function integrated circuit. The Int-R chip is preceded by a PMT and fast preamplifier and followed by an AMU/ADC chip. In the Int-R chip, the signal from each preamplifier is converted to two voltage values corresponding to charge and timing information. Figure 3 shows the block diagram of the Int-R chip. The Int-R chip consists of charge integrating amplifier (CIA) and variable gain amplifier (VG A) for charge measurement, constant fraction discriminator (CFD) and TAC for timing measurement.
The maximum outputs of both VGA and TAC were adjusted to be 3.25 V that match the input dynamic range of AMU/ADC chips. The eight bits ADC resolution which corresponds to 500 ps is required for TAC. The chip also contains two four-channel signal summing circuits, calibration circuit and various DAC's. DAC's are configurable by serial control and eliminate the need of any external adjustment. Figure 4 shows typical timing diagram of the Int-R chip. The CIA is always integrating ampSed PMT signal. The deay constant of the CIA is adjusted by bias voltage sup plied to the CIA.
The integration is quite effective to measure charge amount and to reduce high frequency (more than 100 MHz) continuous noise. However, very low frequency noise (less than 100 KHz) can not be removed by the integration. To remove the low frequency noise, we take two points of data for an event; PmSignal data and Post-Signal data. At the analysis stage, we take correlation of these two data, and low frequency noise are removed. 
1) Performance Test for VGA
A test fixture board for Int-R was developed in ORNL
The VGA tests was devided into three categories; the puts, the gain code (5 bits) test which changes the gain of amplifier from 4 to 12, the calibration voltage code (6 bits) test for calibration. The solid lines show the mean value (100 point) of Vpost -V, , , and the dashed lines show the RMS, respectively. The input pulse has the width of 10 ns, the rise time and the fall time of 5 ns, respectively. It is seen that the VGA keeps the good linearity up to 1.4 V which corresponds to seven photoelectrons. The RMS values vary from 10 to 20% of mean value independent to the input pulse voltages. Because of the noise of the test fixture board, these values are supposed to show the performance of the chip in the worst condition.
2) Performance Test for TAC
Three different tests were applied to TAC; the TAC output measurement for linearity test, the calibration voltage test, the ramp code test. The delay of the input signal was changed from 8 ns to 80 ns. The CFD threshold code was set to be 60 not to be triggered by the baseline noise. Fig. 6 shows the linearities of the TAC's for eight channels. The solid lines show the mean value, and the dashed lines show the RMS, respectively. The TAC's have the excellent linearity. The RMS of each channel was about 50 ADC counts which corresponds to the resolution of 1.2 11s. With taking the noise from board into account, it can be said that the TAC has enough performance for RICH FEE.
B. Implementation of ASIC's
The four AMU/ADC chips and eight Int-R chip were im- The ADC on the AMU/ADC chip is operated in 10 bits conversion mode and at 100 MHz conversion clock which is generated by Synergy's PLL syntheizer chip and provided by PECL differential micro strip pair lines. AMU read/write address are managed by controller module and sent via back-plane. AMU/ADC module has also burst transfer controller chip (ABC) built on an Altera MAX7000 CPLD. The ABC controlls output of AMU/ADC chips and generate data transfer clock for source synchronous data transfer to the readout module via back-plane.
IV. CONTROLLER MODULE
The Cantrol module is a mostly challenging part of the RICH FEiE, and a highly integrated circuit of FPGA's, CPLD's, GLINK optical link, and ARCNET.
The Cent-1 module distributes data acquisition timing to all other modules, manages the write and read address of the cells in the AMU, arbitrates data transfer from AMU/ADC modules to Readout modules, and controls the serial con;tiguration lines on system initia,lization. Figure 7 shows the block diagram of the Control module. The Control module consists of Clock Distribution ALM does not assign the corresponding cell to the write cell. The logic of ALM was build on Altera FLEXlOK20 FPGA.
DSU receives mode bits and LVLl signal from CDB, analyzes them, and controls whole system except for configuration serial lines synchronizing with BC. When the LVLl trigger has been issued, DSU queues it on the event list to be digitized and prompts ALM to generate the read address of the corresponding AMU cell. DSU counts the number of BC and LVLl trigger generated after the latest initialization, and sends them to the Readout module as a part of header data of the corresponding event. The logic of DSU was also build on FLEXlOK20 FPGA. BTS controls the burst transfer from AMU/ADC modules to Readout module. Figure 9 shows state machine transition diagram of the RICH FEE. The data transmission is based on the clock frequency of around 40 MHz, which is four times of the BC frequency. Since the transmission is needed to be done in high frequency and the clock skew in the back-plane is not negligible in the case, the RICH FEE employed the source synchronous data transfa method. In the source synchronous data transfer method, the BTS allows AMU/ADC modules to control the data send bus, and specified AMU/ADC module generates both data and transmission clock in itself. The same sources of data and strobe realize the skew free transmission. It is possible to realize the very high speed data transmission of 640 MByte/s after the optimization of BTS and transmission clock is achieved. BTS is implemented on Altera MAX7128S CPLD.
The RICH FEE is inaccessible and place in radiation area when the accelerator is in operation. Therefore, downloading of setting parameter of VGA gain, CFD threshold, configuration of FPGA, system wide reset and etc., is done through t h e ARCNET (Attached Resource NETwork). 
B. Source Sgnchronous Bas Architecture
Recently, the source synchronous bus is actively discussed for the high clock rate board design or the VME bus extension.
Usually in the common clock timing mode, the clock is generated elsewhere in the system and is used to hunch data out of the driver and latch it into the receiver. The delay of the system clock is diierent frbm data, and the daerence strongly depends on characteristics of signal line and capacitance of inserted moduk on the back-plane,
In the s o m e synchronous bus architecture, since both clock and data are generated by traasmittter module, the time difference between clack and signal is compensated each other. The bus arbitorator does not generate common clock to system. If diEerences of electrical characteristics between driver/receiver elements for data and clock is smaller than clock period, speed of source synchronous bus system can be mu& higher than common clock timing mode, and 4U MHz bus clock apeed have been achieved in RICH FEE.
VII. CONCLUS!ONS
The RICH detector subsystem is in the find stage of construction. The RICH FEE development has been completed. 
